After an introduction outlining the growing interest of optical instruments designers for CMOS image sensors, this talk will present the existing and foreseen ways to reach high-level electro-optics performances for CIS.
RESEARCH-GRADE CMOS IMAGE SENSORS FOR DEMANDING SPACE APPLICATIONS
Olivier Saint-Pé (1) After an introduction outlining the growing interest of optical instruments designers for CMOS image sensors, this talk will present the existing and foreseen ways to reach high-level electro-optics performances for CIS.
The developments of CIS prototypes built using an imaging CMOS process and of devices based on improved designs will be presented.
INTRODUCTION
The advantages featured by CMOS Image Sensors The abilities of CIS to integrate on-chip functions which were previously peripheral to the device and to be designed in order to perfectly fit a given application were the main reasons that convinced EADS-Astrium to be in position of mastering the design of CMOS image sensors (following an "image sensor ASIC-like" approach). This is done since 1998 through an agreement with the CIMI laboratory of Supaéro (also located in Toulouse), which started to work on high performances CIS since 1994. Thanks to internal funding and the gain of agencies contracts, several devices were developed by this join-team in order to provide an efficient answer to space requirements. Fig.   2 presents a 750x750 pixels CIS specifically designed in order to fit star trackers and optical telecommunications needs.
Fig. 2. 750x750 pixels CIS dedicated to Star Trackers and optical communications
This device was developed through a CNES contract. One of its most interesting features is a powerful integrated programmable timing and control function able to randomly read a large number of windows. This device was extensively characterised, featuring very good electro-optics performances and was space radiation qualified (total dose, latch-up and high energy protons). [5] presents the main performances of this image sensor.
THE NEED FOR ELECTRO-OPTICAL PERFORMANCES IMPROVEMENTS

Monolithic CIS developed by both EADS-Astrium and
Supaéro-CIMI in the 1998-2002 period are featuring very good electro-optical performances, close to the ones achieved by standard front-side illuminated CCDs. Table 3 summarizes typical performances that were measured when testing CIS in our laboratories. carriers being created in the substrate and being diffusion collected by the neighbouring pixels).
POSSIBLE WAYS TO IMPROVE CIS ELECTRO-OPTICAL CHARACTERISTICS
At least three ways can be foreseen to improve the electro-optical performances of CIS. All of them are described below taking into account that the first one is non exclusive with the two others, while the second and the third ways cannot be mixed together.
Improvements by design
For a fabless company, the easiest way to improve CIS performances is to optimise its design, and particularly the intra-pixel circuitry. [6] and [7] Some of the major monolithic CIS performances can even more be improved by using pinned photodiode (see Fig. 7 ). This type of diode, also used in interline CCDs, offers a simple way to cancel the kTC noise via a four transistors intra-pixel circuitry and to adjust the conversion factor independently of the photodiode design (see [9] ). In addition, pinned photodiodes offer a reduced dark current due to the pinning of surfaceinterface traps, an improved blue response and a very low lag. Few large foundries over the World offer pinned photodiodes through their CMOS process optimised for CIS. It is difficult to bet that the four transistor pixel will replace the widely used 3T pixels soon as the standard pixel architecture. Indeed, the realization of such a structure presents several manufacturing challenges and might be too expensive for medium-size foundries. The second approach (see [11] ) is based on the 
